Overview

The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco’s core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world. Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco’s ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.

Responsibilities:
  • Taking part in all aspects of digital design, from micro-architecture to RTL design and qualification.
  • Sub-system/SoC integration and verification.
  • Review/enhancement of RTL codes.
  • Improve flows and methodologies to streamline IP/SoC development and integration.
  • Work closely with the verification team for complex debugs to resolve verification failures.
  • Close interaction with physical design team to reach better physical design QoR.
Required Qualifications:
  • 5+ years of industry experience in ASIC digital design.
  • Proficient in Verilog/System Verilog coding.
  • Experience with front-end tools (Verilog simulators, linting, CDC checkers, synthesis, formal verification).
  • Experience with industry standard interface protocols such as AMBA(AXI, APB, AHB), JTAG etc, memories.
  • Ability to write scripts using Python, Tcl, Make.
  • Good communications skills, self-motivated and well-organized.
Nice To Have:
  • Familiarity with power optimization techniques , power intent (UPF), power estimation.
  • Familiarity with DFT/MBIST is a plus
Skills:
  • Good communications skills
  • self-motivated
  • well-organized
Technologies:
  • Verilog
  • System Verilog
  • Python
  • Tcl
  • Make
  • AMBA
  • AXI
  • APB
  • AHB
  • JTAG
Note:

✨ Our intelligent job search engine discovered this job and republished it for your convenience.
Please be aware that the job information may be incorrect or incomplete. The job announcement remains the property of its original publisher. To view the original job and its full details, please visit the job's URL on the owner’s page.

Please clearly mention that you have heard of this job opportunity on https://ijob.am.